Minimum Relevant experience is 7 - 10 Years in System Verilog HVL SVA Assertions.
Skills : Formal Verification Manager , HVL , SVA , Assertions , Synopsys VC Formal , Cadence Jasper , System Verilog
Give your career a boost with Monster's resume services.
