Modify Search

27

axi Jobs

Design Verification Engineer

Glenn Star technologies Private Limited
Bengaluru / Bangalore
4-14 years
Not Specified

Urgent Requirement for Design Verification Engineer @ Bangalore

Skills :

RTL Verification

Neugene International Inc
Bengaluru / Bangalore Noida
3-8 years
840000 - 860000 INR

RTL Verification

Skills :

Design and Verification Engineers

Skilltree Corporate Services Private Limited
Bengaluru / Bangalore Hyderabad / Secunderabad
3-13 years
320000 - 869999 INR

SoC verification is a must. Experience in writing and debugging C testcases for SoC verification is a must. Must have good debugging skills. ARM based SoC experience is a big plus. AXI, AHB experience is desirable. We are looking Immediate joiner.

Skills :

Asic Verification Lead

Xilinx India Technology Services Private Limited
Hyderabad / Secunderabad
10-15 years
Not Specified

Xilinx is looking for a motivated Senior Verification engineer to join the Dynamic IP solutions Verification team in Hyderabad, India and work on challenging projects. At Xilinx we promote Growth Mindset – If you are willing to learn and innovate al

Skills :

We have urgent requirement for ASIC Verification Engineer for one of our esteemed clients based in Bangalore location. Anywhere in India can apply for this Job.

Skills :

RTL Coding

Prabhu Venkatachalam Dev ( Proprietor Of Stress Consulting)
Bengaluru / Bangalore Noida
8-18 years
Not Specified

We have a job opening for RTL Coding Engineer.

Skills :

Job Alert

get the newest job for this search

Get notified when new jobs are posted

* Excellent Verilog and Logic Design Concepts.* Experience in HW Debug & using Logic Analyzers.* Knowledge of Bus Protocols like AXI / AHB.

Skills :

FPGA/ RTl Design Engineer

Roljobs Technology Services Private Limited
Cochin / Kochi / Ernakulam
4-6 years
Not Specified

Hiring FPGA/RTL Design engineer With 4-6 years of experience.

Skills :

RTL Design

Glenn Star technologies Private Limited
Bengaluru / Bangalore
3-13 years
Not Specified

Urgent Requirement for RTL Design Engineer@ Bangalore

Skills :

ASIC/SOC/IP Verification Engineer openings in Bangalore/Hyderabad/Pune

Cambio Consulting India Private Limited
Bengaluru / Bangalore Hyderabad / Secunderabad
3-13 years
400000 - 2000000 INR

we are actively looking for verification Engineers who are strong into Verilog/VHDL and UVM we have openings with Both services and Product companies in Bangalore/Hyderabad/Pune/Chennai

Skills :

FPGA Design Engineer

Glenn Star technologies Private Limited
Bengaluru / Bangalore
6-11 years
Not Specified

Urgent Requirement for FPGA Design @ Bangalore Location

Skills :

Urgent Opening for SOC Verification

Qusol Consultancy Private Limited
Bengaluru / Bangalore
9-12 years
Not Specified

5- 8Years. Posted On : 31- 12- 2015 Functional Area : IT - Software Functional Role : IT Software - Embedded / EDA / VLSI / ASIC / Chip Des 5- 8Years Job Location : Job Description : SOC Verification Experience: 5 to 8 years Job Description: Our Requ

Skills :

- LOGIC/RTL AISC/FPGA DESIGN & SIMULATION ENGINEER

Smart Iops (India) Research Center Private Limited
Bengaluru / Bangalore Thiruvananthapuram / Trivandrum
2-7 years
Not Specified

We have immediate requirement for Logic Design Engineers with 2-7 years of relevant experience.Performance Analysis,Micro-architecture design,block level specification,Synthesis/Implementation & Timing closure,Develop Test Plans

Skills :

Urgent Opening for SOC Verification

Qusol Consultancy Private Limited
Bengaluru / Bangalore
5-8 years
Not Specified

Job Description : SOC Verification Experience: 5 to 8 years Job Description: Our Requirement is for SoC Verification Engineer having 5-8 Yrs of Experience. He Should have Worked on SoC Verification,Having Knowledge of UVM,SV and familiar with C based

Skills :

Verification with SATA Protocol

Qusol Consultancy Private Limited
Bengaluru / Bangalore
4-8 years
Not Specified

Job Description : Verification Engineer with SATA Protocol Knowledge. Exp Range : 4+ Years Notice Period : 2 to 3 weeks most advantageous JD for this requirement Proficient Knowledge in SATA 3/ SATA 2 Protocols with UVM Good Understanding of the ARM

Skills :

ASIC/RTL Design Verification Engineer

Company Name Confidential
Bengaluru / Bangalore
3-13 years
Not Specified

Total exp: 3.5+Years( IT Experience Mandatory ) Location: Bangalore. Notice period: Immediate to 30Days max. Fresher's No Need To Apply For this Position ,Kindly Ignore It.

Skills :

FPGA Design

Wipro Limited
Noida
3-10 years
Not Specified

Very good System Verilog/UVM/OVM knowledge with prior work experience on live projects.

Skills :

FPGA Design

Wipro Limited
Pune Cochin / Kochi / Ernakulam
3-10 years
Not Specified

Very good System Verilog/UVM/OVM knowledge with prior work experience on live projects.

Skills :

Job Alert

get the newest job for this search

Get notified when new jobs are posted

FPGA Design

Wipro Limited
Bengaluru / Bangalore Hyderabad / Secunderabad
3-10 years
Not Specified

Very good System Verilog/UVM/OVM knowledge with prior work experience on live projects.

Skills :

RTL / ASIC Verification

Technolo Software Solutions Private Limited
Bengaluru / Bangalore
3-10 years
Not Specified

· Experience with SV/UVM/OVM/VMM or Specman/eRM/UVMe · Experience with SOC with C/ASM based tests, Graphics or CPU is an added advantage · SOC – System on Chip Verification; lot of IP’s (100 ….)Proficient on protocols – AXI,

Skills :

Job Description : JD for IP Verification, Location: Cambridge, UK. - SV/UVM - IP verification (End 2 End)(Feature List to Coverage Closure) - Should have built IP TB From Scratch - AHB, AXI will be good to have - Performed modelling of complex data a

Skills :

ASIC/SOC/IP Verification Engineer Openings in Bangalore/Hyderabad/Noida

Cambio Consulting India Private Limited
Bengaluru / Bangalore Hyderabad / Secunderabad
3-13 years
Not Specified

HI We have openings for ASIC/SOC/IP Verification Engineers for Bangalore , Hyderabad, Noida,Pune and Chennai I'm sharing the job description if you looking for job change please share your Updated resume with below details CTC: ECTC: NP:

Skills :

* Excellent Verilog and Logic Design Concepts.* Experience in HW Debug & using Logic Analyzers.* Knowledge of Bus Protocols like AXI / AHB.

Skills :

SoC Design Engineer

Talent Corner Hr Services Private Limited
Ahmedabad Vadodara
3-7 years
Not Specified

Job Description : Job Description Experience with MCU & APU class processors, AXI/AHB or other standard on-chip buses Knowledge of processor based SoC architecture Excellent debugging skills Understanding of RTL-to-Tapeout methodology Prior experi

Skills :

SoC Design Engineer

Talent Corner Hr Services Private Limited
Delhi Pune
3-7 years
Not Specified

Job Description : Job Description Experience with MCU & APU class processors, AXI/AHB or other standard on-chip buses Knowledge of processor based SoC architecture Excellent debugging skills Understanding of RTL-to-Tapeout methodology Prior experi

Skills :