Send me more jobs like this

Sorry, This job is expired.

DFT - Senior Engineers

Keywords / Skills : DFT, "Design For testability", ATPG, BIST, LBIST, MBIST, SCAN, BSCAN, JTAG, ATE, Vtran, Simutest, STA, "Physical Design", Synthesis, DC, RC, "Prime Time"

3 - 7 years
Posted: 2017-09-04

Job Description
Lead - Senior Engineers
Location : Bangalore
No of positions : 2
Experience : 3-6 years
Complete understanding of DFT concepts and flow (scan/ATPG/Memory BIST/ Bscan, Vtran/Simutest)
Develop/Plan complete DFT/test strategy for the device as per SOW
Create DFT implementation plan, delegate to team members and tracking
Test mode timing support/debug and closure at full chip level
Handle post-silicon pattern generation, Validation and ATE debug/support
DFT specification creation
Complete familiarity of tools used in DFT implementation (DC/RC, Tk/Tmax, Virage/Mentor memory BIST, Mentor Bscan) with expertize in one of them
Independently handle IP verification strategy and implement and verify the same
Good exposure to STA tool. Assist STA team in timing closure for DFT modes
Good scripting skills (TCL/Perl)
Familiarity with PD concepts/flow and assist PD team if and when required
Interact with DM/FM, STA/PD/test/qual/customer team to communicate work progress and closure
Interact with tool vendors and debug tool related or IP related issues independently
Have foresight into execution. Create risk mitigation plan (RMP)
Participate in different project reviews. Conduct team meeting regularly
Generate/collect feedback from team members on project/tasks flow and initiate correction/improvement in methodology

Mulya Technologies
"Mining the knowledge Community"
Email: muday_bhaskar@
Desired Skills and Experience
DFT, "Design For testability", ATPG, BIST, LBIST, MBIST, SCAN, BSCAN, JTAG, ATE, Vtran, Simutest, STA, "Physical Design", Synthesis, DC, RC, "Prime Time",

About Company

US Based MNC
Company :Our Client applies an open business model that enables the company to uniquely choose best-in-industry IP, design methodologies, tools, software, packaging, manufacturing, and test capabilities. The company has partnered with over 150 companies ranging from large semiconductor and systems manufacturers to high-profile start-ups, and has successfully completed 300 designs and shipped over 110 million ASICs to date. Privately-held, they employ over 250 people in Silicon Valley and around the worldAdvantages:Work on cutting-edge process nodes - 28, 16/14 downto 7nmImplement next gen technologies like 2.5D ASICs, Ultra low-power IoT, Interlaken & HBM, Multi-CPU subsystems, etc.Get Block and Top level ownership in design and siliconInteract with Global Customers on system and chip level detailsEnjoy a friendly and learning-supported employee-first environmentBenefit from adequate benefits which make our client a healthy, happy work place

Walkin for you