You searched for:

rtl verilog asic fpga logic design jobs

1 - 40 of 2940 Job(s)
  • Mulya Consulting
    Keyskills: PCI, PCIE, RTL, Verilog..., System Verilog, SV, Lint, CDC, DFT..., LEC, UPF, DMA, PHY, Serdes, ASIC
    Summary: Our client ( US Based MNC listed in New York Stock Exchange) is a leading developer, and global supplier of high-speed connectivity solutions for data centers.Extensive experience in integration a..
    Bengaluru / Bangalore
    4-14 years
    Share
    Posted : 25th Apr 2018
  • Mulya Consulting
    Keyskills: RTL, Verilog, VHDL, SV..., System Verilog, DSP, PCIE, Ethernet..., ASIC, SoC
    Summary: Our client ( US Based MNC listed in New York Stock Exchange) is a leading developer, and global supplier of high-speed connectivity solutions for data centers.DSP fundamentals/Filter/FFT design/Da..
    Bengaluru / Bangalore
    4-14 years
    Share
    Posted : 25th Apr 2018
  • Mulya Consulting
    Keyskills: Verilog, ASIC, SOC, VHDL, Front End...MIPI, CSI, DSI, CPHY, DPHY, RTL... Design, Lint, CDC, DFT, LEC, UP
    Summary: Our client ( US Based MNC listed in New York Stock Exchange) is a leading developer, and global supplier of high-speed connectivity solutions for data centers.experience in integration and validat..
    Bengaluru / Bangalore
    4-14 years
    Share
    Posted : 25th Apr 2018
  • Mulya Consulting
    Keyskills: RTL, Verilog, ASIC, SOC, VHDL..., Front End Design, Lint, CDC, DFT
    Summary: Our client ( US Based MNC listed in New York Stock Exchange) is a leading developer, and global supplier of high-speed connectivity solutions for data centers.- Extensive experience with MACSEC/IP..
    Bengaluru / Bangalore
    4-14 years
    Share
    Posted : 25th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: FPGA, RTL, Asic, RTL
    Summary: - 10+ years of FPGA Design and Debug experience (preferably with Xilinx Ultrascale+ and Virtex7)
    Bengaluru / Bangalore
    6-14 years
    Share
    Posted : 20th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: RTL, FPGA, Asic
    Summary: Product based MNC : Hyderabad
    Hyderabad / Secunderabad
    8-16 years
    Share
    Posted : 20th Apr 2018
  • Neugene International Solutions
    Keyskills: RTL, RTL Design, Verilog, SOC... Design, ASIC, SOC, EDA, Vlsi Design
    Summary: JD for RTL Verification: No Of positions:- 25 Location :-Bangalore/Noida Exp :- 2-5 yrs Engineering process and methodologies. Exposure to the complete lifecycle of ASIC Flow is essential. I..
    Bengaluru / Bangalore, Mumbai
    2-5 years
    Share
    Posted : 20th Apr 2018
  • Mulya Consulting
    Keyskills: MAC, PTP, PCS, System Verilog..., ASIC, SoC, micro-architecture
    Summary: Our client ( US Based MNC listed in New York Stock Exchange) is a leading developer, and global supplier of high-speed connectivity solutions for data centers.RTL Design and implementation of MAC/..
    Bengaluru / Bangalore
    4-14 years
    Share
    Posted : 25th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: RTL, Asic
    Summary: RTL design engineer
    Bengaluru / Bangalore
    2-4 years
    Share
    Posted : 24th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: Asic, RTL, FFT, FPGA, DSP
    Summary: § Develop key blocks of logic in a next generation physical layer/mixed signal SOCs § Perform hardware feasibility analysis and come up with a micro-architecture specification helping it map to..
    Bengaluru / Bangalore
    5-10 years
    Share
    Posted : 20th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: Asic, RTL, MAC
    Summary: - 10+ years of ASIC RTL Design experience and Verilog/System Verilog proficiency
    Bengaluru / Bangalore
    7-14 years
    Share
    Posted : 20th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: Asic, RTL, Lint, CSI, DSI,
    Summary: - 10+ years of ASIC RTL Design experience and Verilog/System Verilog proficiency
    Bengaluru / Bangalore
    8-14 years
    Share
    Posted : 20th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: micro-architecture, Asic, RTL
    Summary: - 10+ years of ASIC RTL Design experience and Verilog/System Verilog proficiency - Experience with multiple clock and power domains
    Bengaluru / Bangalore
    6-14 years
    Share
    Posted : 20th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: Asic, RTL, PCIe, IP, PHY
    Summary: - 10+ years of ASIC RTL Design experience and Verilog/System Verilog proficiency
    Bengaluru / Bangalore
    10-15 years
    Share
    Posted : 20th Apr 2018
  • Ethos HR Management And Projects Private Limited
    Keyskills: VLSI, VERILOG, EDA, RTL, FPGA
    Summary: Excellent opportunity for VLSI Design Professionals @Pune & Ahmedabad for well known MNC
    Bengaluru / Bangalore
    2-8 years
    Share
    Posted : 19th Apr 2018
  • Ethos HR Management And Projects Private Limited
    Keyskills: VLSI, VERILOG, EDA, RTL, FPGA
    Summary: Excellent opportunity for VLSI Design Professionals @Pune & Ahmedabad for well known MNC
    Ahmedabad, Pune
    2-8 years
    Share
    Posted : 19th Apr 2018
  • Han Digital Solution Private Limited
    Keyskills: Synthesis, ASIC Design, Logic Design
    Summary: Strong knowledge in ASIC front end flows including Logic Design, Synthesis, DFT and STA. Strong fundamentals in Digital Circuit Design is required.
    Bengaluru / Bangalore
    2-7 years
    Share
    Posted : 6th Apr 2018
  • Hitech Placements
    Keyskills: Design Engineer - HW, Verilog..., Logic Design Concepts, AXI or AHB
    Summary: * Excellent Verilog and Logic Design Concepts.* Experience in HW Debug & using Logic Analyzers.* Knowledge of Bus Protocols like AXI / AHB.
    Bengaluru / Bangalore
    6-8 years
    Share
    Posted : 31st Mar 2018
  • Smartfolks Info Solutions Private Limited
    Keyskills: design", Verilog, " RTL integration"..." RTL Design Engineer", " RTL
    Summary: We have an urgent job opening for RTL Design Engineer with one of our Product based clients at Bangalore location.The candidate should have RTL design experience based on verilog.
    Bengaluru / Bangalore
    3-8 years
    Share
    Posted : 15th Apr 2018
  • Prabhu Venkatachalam Dev ( Proprietor Of Stress Consulting)
    Keyskills: Verification Engineer, Asic... Verilog, VMM
    Summary: ASIC Verifiaction/SOC Verification/IP Verification Candidate should be into VLSI Domain.
    Bengaluru / Bangalore, Hyderabad / Secunderabad
    3-13 years
    Share
    Posted : 24th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: FPGA, VIVADO, RTL, Asic
    Summary: - 10+ years of FPGA Design and Debug experience (preferably with Xilinx Ultrascale+ and Virtex7) - Proficiency in using Xilinx Vivado/Coregen/Synplify and development/maintenance of Timing/IO co..
    Bengaluru / Bangalore
    9-14 years
    Share
    Posted : 5th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: Asic, FPGA, CSI, DSI, DPHY..., CPHY, MIPI, SerDes, CSI, DSI, RTL,
    Summary: - Extensive experience in integration and validation of CSI/DSI/DPHY/CPHY/other MIPI cores (including controller and SerDes) - Experience with CSI/DSI debug - RTL Design and implementation o..
    Bengaluru / Bangalore
    9-14 years
    Share
    Posted : 5th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: Asic, FPGA, FFT, MAC, RTL
    Summary: - Experience with multiple clock and power domains - Extensive experience with Networking protocol and implementations - RTL Design and implementation of Switch/MAC/PTP/PCS cores
    Bengaluru / Bangalore
    9-14 years
    Share
    Posted : 5th Apr 2018
  • Work Technologies
    Keyskills: Verification Engineer, Asic Verification... Engineers, Asic Verificatio
    Summary: Hiring for Engineer, Sr. Engineer and Lead for ASIC Soc Verification
    Ahmedabad, Bengaluru / Bangalore
    3-10 years
    Share
    Posted : 21st Apr 2018
  • Neugene International Solutions
    Keyskills: Methodology, Rtl Design Engineer, Verilog... RTL verification, RTL..., System Verilog, SOC Verification
    Summary: RTL Verification engineer with 2-5 yrs experience
    Bengaluru / Bangalore, Noida
    2-5 years
    Share
    Posted : 10th Apr 2018
  • Libsys IT Services Private Limited
    Keyskills: RTL Coding, System Verilog
    Summary: Candidate should have Verification Engineer/Lead with 5- 8 years of experience.
    Chennai
    4-9 years
    Share
    Posted : 10th Apr 2018
  • Wipro Limited
    Keyskills: (Specs ott RTL) Back end design... working for large Design services... with hands on past experience in design
    Summary: Wipro is one of the largest product engineering and support service providers worldwide. Wipro provides comprehensive research and development services, IT solutions and services, including syste..
    Other India (Mountain View)
    10-15 years
    Share
    Posted : 25th Apr 2018
  • Wipro Limited
    Keyskills: (Specs ott RTL) Back end design... working for large Design services... with hands on past experience in design
    Summary: Wipro is one of the largest product engineering and support service providers worldwide. Wipro provides comprehensive research and development services, IT solutions and services, including syste..
    Other India (East Brunswick)
    10-15 years
    Share
    Posted : 25th Apr 2018
  • Wipro Limited
    Keyskills: ASIC Design
    Bengaluru / Bangalore
    1-3 years
    Share
    Posted : 25th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: Asic, RTL, UVM, VMM, OVM..., "System Verilog"
    Summary: DV experience in building and architecting verification environments, preferably from scratch for multiple projects. The engineer should have experience in writing test plan, creating & enhancin..
    Bengaluru / Bangalore
    8-15 years
    Share
    Posted : 5th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: Asic, RTL, DSP, FFT, Ethernet..., FPGA
    Summary: Develop key blocks of logic in a next generation physical layer/mixed signal SOCs Work with verification, DFT, synthesis, circuits, backend implementation teams to realize quality implementation
    Bengaluru / Bangalore
    5-15 years
    Share
    Posted : 5th Apr 2018
  • Wipro Limited
    Keyskills: ASIC Design
    Summary: Job Description , Key skills required for the job are: , * ASIC Design-L3 (Mandatory) , * ASIC Synthesis-L3 , Minimum work experience:5 - 8 Years , Key skills required for the job are: , * ASIC De..
    Hyderabad / Secunderabad
    5-8 years
    Share
    Posted : 23rd Apr 2018
  • Wipro Limited
    Keyskills: ASIC Design
    Hyderabad / Secunderabad
    3-5 years
    Share
    Posted : 23rd Apr 2018
  • Verification Engineer

    Contract Jobs
    Libsys IT Services Private Limited
    Keyskills: IP , SoC , ASIC, System Verilog
    Summary: • Candidate should having 4-12 years of verification for IP or SoC for ASIC
    Chennai
    4-12 years
    Share
    Posted : 12th Apr 2018
  • RTL Design Engineer

    Contract Jobs
    Libsys IT Services Private Limited
    Keyskills: RTL Design, FEV , Linting
    Summary: • Candidate should having 5-9 years of RTL Design engineers
    Bengaluru / Bangalore
    5-10 years
    Share
    Posted : 12th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: RTL, Asic, PCIe
    Summary: - 10+ years of ASIC RTL Design experience and Verilog/System Verilog proficiency - Experience with PCIe protocol analyzers and debug - Familiarity with PCIe driver and application software fo..
    Bengaluru / Bangalore
    9-14 years
    Share
    Posted : 5th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: Asic, RTL, macses, IPSEC, DFT
    Summary: ASIC RTL Design experience and Verilog/System Verilog proficiency - Extensive experience with MACSEC/IPSEC protocol and security implementations - RTL Design and implementation of MACSEC/IPSEC..
    Bengaluru / Bangalore
    9-14 years
    Share
    Posted : 5th Apr 2018
  • Koral Human Resource Consultants
    Keyskills: Asic, RTL
    Summary: Expertise in standard verification methodologies (VMM, OVM, or UVM) Knowledge of simulation-based design verification using constrained-random testbenches
    Bengaluru / Bangalore
    0-2 years
    Share
    Posted : 12th Apr 2018
  • Neugene International Solutions
    Keyskills: RTL, RTL Design, Verilog, SOC... Design, ASIC Design, VLSI, EDA
    Summary: JD for RTL Verification: No Of positions:- 25 Location :-Bangalore/Noida Exp :- 2-5 yrs Engineering process and methodologies. Exposure to the complete lifecycle of ASIC Flow is essential. I..
    Bengaluru / Bangalore, Hyderabad / Secunderabad
    2-5 years
    Share
    Posted : 21st Mar 2018
Get jobs in your inbox